Abstract-Current regulators are a critical part of active power filters (APFs). The design of current regulators capable of compensating high-frequency harmonics created by nonlinear loads is a challenging task. Selective harmonic current compensation using harmonic regulators is a viable method to achieve this goal. However, their design and tuning is not an easy task. The performance-and even the stability-of harmonic current regulators strongly depends on implementation issues, with the tuning of the controller gains being critical. Furthermore, the presence of multiple current regulators working in parallel can create unwanted couplings with the fundamental current regulator, which can result in a deterioration of APF current control, i.e., oscillations and settling times larger than expected. This paper addresses the design and tuning of selective harmonic compensators, with a focus on their stability analysis and transient behavior.
I. INTRODUCTION

S
HUNT active power filters (APFs) are power electronic devices designed for the compensation of harmonic current from nonlinear loads, which also have the capability of compensating reactive power and unbalanced loads (see Fig. 1 ) [1] - [12] , [14] - [19] . The current controller is a critical component of these APFs with the available choice of regulating either the line currents [1] , [6] , [18] [see Fig. 1 and the block diagram shown in Fig. 2(a) ] or the active filter currents [see the block diagram shown in Fig. 2(b) ] [1] , [5] , [8] . The first option, often referred as feedback control [18] , has the advantage that only the line current needs to be measured. The second option, referred as feedforward control [18] , requires the measurement of both the APF currents and the line currents, which are needed for determining the harmonics that need to be decoupled, but has the advantage of providing overcurrent protection for the APF. The feedforward implementation in Fig. 2 (b) has good stability but is prone to errors, e.g., if uncompensated delays 0093-9994/$31.00 © 2013 IEEE exist, as the line current is not directly regulated; also, unstable operation can occur if resonant components at the load side exist [6] , [18] . On the other hand, the feedback implementation in Fig. 2 (a) can suffer from interactions with the supply voltage harmonics. From a dynamic point of view, both solutions are similar [1] . Feedback control will be used in this paper, with the conclusions regarding the design of the harmonic current regulator being extensible to the feedforward approach. A number of current control strategies for APF have been proposed, including hysteresis, linear (PI), sliding, and deadbeat controllers [6] , [7] . These methods normally have significant limitations eliminating harmonics injected by nonlinear loads. Selective harmonic compensation was developed to address these concerns and is a control strategy in which several (normally linear) harmonic current regulators work in parallel, each cancelling a specific harmonic injected by the load [6] - [12] , [14] - [17] . An appealing property of these methods is that they can totally cancel the harmonics included in their design, including the ability to dynamically select the harmonics to compensate when the magnitude of the harmonic currents surpasses the APF's capability.
Concerns for the implementation of harmonic current regulators include their computational requirements, tuning, and circuit configuration. While the first one is becoming less important owing to fast and relatively cheap digital signal processors, the selection of the gains for the controllers, as well as circuit configuration options, to guarantee stable operation and adequate dynamic performance is a challenge. This paper analyzes the design, tuning, and implementation of harmonic current regulators. Continuous models will be developed first for this analysis since they make it easier to present the concepts involved. The effects due to a digital implementation of the harmonic current regulators will then be presented, with the goal of maintaining the stability and performance of the resulting discrete current regulators.
II. PARALLEL APF CONTROL
An example block diagram of an APF is shown in Fig. 1 . The line-current references are generated from an outer dclink voltage control loop and the supply line voltages. These current references are the ideal line currents, free of any highfrequency harmonics demanded by the load and with the ability to provide any desired power factor, up to the limits of the APF. Fig. 2(a) shows the schematic representation of the APF current control in a reference frame synchronous with the line voltage vector. It can be noticed from Fig. 2(a) that the plant dynamics included in this model represent the dynamic characteristics of the APF output filter. An inductive filter, modeled as an RL load and shown in Fig. 1 , is used for these purposes [3] , [5] , [7] - [11] , [15] , with the corresponding transfer function being (1), where superscript "e" stands for a reference frame synchronous with the line frequency. It should be noted, however, that other options, like an LCL filter, can also be used with the appropriate changes in the plant model (1) 
A. Current Harmonics Due to Nonlinear Loads
The line voltages and load currents are disturbances to the system. In a synchronous reference frame, the fundamental line voltage becomes a dc quantity and is therefore easily compensated by a synchronous frame current regulator. On the other hand, some loads, e.g., diode rectifiers, create currents with a large content of high-frequency harmonics. The compensation of the load currents is therefore a much more challenging task.
The current harmonics created by nonlinear loads typically have orders of h = −5, 7, −11, 13, . . . in the stationary reference frame, with h = 1 corresponding to the fundamental frequency ω e . These harmonics become h = ±6, ±12, ±18 . . . when transformed to the synchronous reference frame [7] , [8] . Fig. 3 shows the experimentally measured currents drawn by an electric drive from the line during an acceleration transient, as well as the line voltage. Fig. 3(c) shows the variation over the time of the harmonics in the line voltage, while Fig. 3(d) shows the harmonics created by the load, both calculated using the short-time Fourier transform. It can be observed from the figure that the harmonics in the currents can change relatively quickly, reaching noticeably large values (relative to the fundamental current). The line voltage harmonics, on the other hand, show minimal change due to the transient currents created by the electric drive during its acceleration. The APF current regulator therefore needs to be able to cancel current harmonics that can be at frequencies relatively large compared to the fundamental frequency and has to provide good dynamic response since these harmonics can change relatively fast. 
B. Synchronous Frame PI Current Regulators
Synchronous frame PI current regulators have been widely used for the control of three-phase power converters [13] . The transfer function of a synchronous reference frame PI current regulator implemented in the synchronous reference frame is shown in (2) , with e e qd being the current error. A pole-zero notation will be used throughout this paper, with the notation using the proportional K p and integral K i gain being indicated in
To evaluate and compare the performance of different current regulator designs, it is useful to use the command tracking, i.e., output to reference (3), and disturbance rejection, i.e., output to disturbance (4), transfer functions, shown in a synchronous reference frame, with G FCR standing for the fundamental current regulator transfer function in a synchronous reference frame (2), G F (1) being the APF inductive filter transfer function, and G LPF being the transfer function of the low-pass (antialiasing) filter (LPF) in the current feedback, which can be optional depending on the current measurement strategy. It is noted that, if G LPF exists, its cutoff frequency should be at a frequency above the highest harmonic being compensated by the APF to guarantee that it does not filter off the frequencies of interest
A convenient way to analyze the performance of APF is through the use of frequency response function (FRF) analysis. Since the APF variables are modeled using complex vector quantities, which can rotate both forward and backward, both positive as well as negative frequencies need to be considered for the transformation s = jω. Fig. 4 (a) and (b) shows the magnitude of the resulting FRF for (3) and (4), respectively. The current regulator was tuned to achieve pole/zero cancellation with a bandwidth of 400 Hz. The gains of the controller are
It can be observed from Fig. 4 (a) that the FRF has a gain equal to one at zero frequency, i.e., dc, which means that the APF will have zero error in the steady state. As for the disturbance rejection capability, current harmonics injected by nonlinear loads will have typical orders of h = ±6, ±12, ±18, . . . in the synchronous reference frame [7] , [8] . The complete elimination of the harmonics injected by the load would require a gain equal to zero in (4) at the frequencies corresponding to those harmonics. It can be observed from Fig. 4 (b) that the synchronous reference frame PI current regulator provides perfect disturbance rejection at zero frequency, i.e., the fundamental frequency, but the disturbance rejection capability decreases rapidly as the frequency (harmonic order) increases. 
III. HARMONIC CURRENT REGULATOR FOR APFs
The principles of synchronous reference frame current regulators can be extended for the cancellation of harmonics created by nonlinear loads through the use of harmonic current regulators. In this concept, several current regulators, each designed to cancel a specific harmonic, are connected in parallel, as shown in Fig. 6(a) . Several different design approaches for the selective harmonic current regulators have been proposed [6] - [15] and will be discussed in the following sections.
A. Harmonic Synchronous Current Regulator Design
While all harmonic synchronous current regulator designs place a pole on the imaginary axis at the frequency to be cancelled, different options have been proposed for the selection of the regulator's zero placement. The zero can be tuned to have the same imaginary component as the pole at a distance 1/T ih from the imaginary axis, with (5) being obtained (see Fig. 7(a) , top). A pure integrator can also be used (6) (see Fig. 7 (b), top) [8] , [15] . Finally, if the zero is placed on the real axis in the fundamental frequency reference frame, (7) is obtained (see Fig. 7 (c), top) [8] , [15] . It should be noted that the harmonic current regulator (HCR) proportional gain K ph in (5)- (7) is normalized by dividing by the gain of the fundamental current controller K p . This was done for convenience in the root locus analysis presented later in this paper
As already mentioned, nonlinear loads typically create harmonics of order h = ±6, ±12, ±18, . . . in a synchronous reference frame [7] , [8] . Implementing the current regulators in a fundamental synchronous reference frame has the advantage of allowing simultaneous cancellation of positive and negative sequence harmonics, i.e., ±h, with a single regulator [see Fig. 6(a) ]. Equations (8)- (10) show the regulators that result from (5)- (7) when simultaneous cancellation of the positive and negative sequence components is implemented, with the 
While all the three designs shown in Fig. 7 have the same harmonic rejection capability in the steady state, differences exist in their transient response due to the different zero placement [8] , [15] . Due to space restrictions, the analysis presented in this paper will be limited to the design in Fig. 7(a) , but the following results were found as part of this research. The design in Fig. 7 (c) was found to have similar dynamic response to the design in Fig. 7(a) , while the design in Fig. 7(b) showed slower dynamic response.
The command tracking and disturbance rejection transfer functions when the fundamental current regulator and the harmonic current regulator are combined [see Fig. 6(b) ] are (11) and (12), respectively,
Fig . 8 shows the root locus of (11) as a function of K p , with the pole-zero pairs due to the harmonic current regulators being readily observable. The root locus will be used later for the analysis of the discrete form of the harmonic current regulators. Fig. 9(a) and (b) shows the command tracking and disturbance rejection FRFs for this controller. It can be observed from Fig. 9(b) that it fully rejects each of the harmonics included G HCR consisting of five regulators to compensate harmonics ±6 to ±30 (±300 2 πrad · s −1 to ±1800 2πrad · s −1 ). It should be noted that the real and the imaginary axis are scaled differently. Fig. 9 . FRF, shown in a synchronous reference frame, when the harmonic current regulator G HCR is fed by the current error, as shown in Fig. 6(b) . The rest of the conditions are as described in Fig. 8 . The dashed line corresponds to the FRF for the case of only a PI current regulator being used as shown in Fig. 4 . in its design (gain equal to zero). It can also be observed from Fig. 9(a) that including the harmonic current regulator results in a modification of the command tracking FRF compared to the PI current regulator case (3), with a significant increase of the magnitude at frequencies different from dc. Fig. 10 shows the simulated time response of this current regulator. It can be observed that a dramatic improvement in the cancellation of the distortion introduced by the load current is achieved when compared to the case of no harmonic current regulator shown in Fig. 5 .
B. Harmonic Current Regulator Using Synchronous PI Current Controllers Placed in the Feedback Path
Since the harmonic current regulators are mainly intended for disturbance rejection, they could be placed in the feedback path, as shown in Fig. 6(c) . The resulting command tracking transfer function for this controller is (13) , with the corresponding FRF being shown in Fig. 11(a) i e l_qd
It can be observed from this figure that this controller has a dc gain equal to one and, therefore, no error regulating the fundamental current. However, a noticeable decrease of the FRF gain at frequencies near dc can be observed, resulting in a serious deterioration of its command-tracking characteristics due to the poles of G HCR being placed in the feedback path. The disturbance rejection is the same as for the design in Fig. 6(b) , i.e., (12); see Fig. 9(b) . Fig. 11(b) shows the time response for this controller. As expected, this configuration rejects the harmonics injected by the load but has poor command tracking properties, which would severely limit its use.
C. Harmonic Current Regulator Using Synchronous Reference Frame PI Current Regulators With Damping
To alleviate stability concerns seen during the digital implementation of harmonic current regulators, harmonic current regulators with damping were developed [10] - [12] . The transfer function in the continuous domain is shown in (14) , where a new term has been added to the denominator that is tuned through the selection of the quality factor Q Fig. 12 . FRF, shown in a synchronous reference frame, when the controllers forming the harmonic current regulator G HCR include damping. The rest of the conditions are as described in Fig. 9 .
The corresponding FRFs are obtained by substituting (14) in (11) and (12) and are shown in Fig. 12 . The new term added in the denominator of the current regulator transfer function moves the poles from the imaginary axis toward the left (stable) half of the "s" plane, as shown in Fig. 8 . This results in a more well damped system, but at the price of not fully cancelling harmonics created by the load [see Fig. 12(b) ].
IV. DISCRETE IMPLEMENTATION OF THE HARMONIC CURRENT REGULATOR
All the discussion and analysis presented in the previous section was for the continuous time domain. This section analyzes the issues that are relevant to the digital implementation of harmonic current regulators and provides a criteria for the selection of the harmonic current regulator gains in the discrete domain.
A. Discretization Methods
Harmonic current regulators are designed to accurately control specific well-defined frequencies. It is therefore mandatory to use discretization methods that exactly match the frequencies of interest from the continuous to the discrete domain. Detailed discussion on the principles and performance of discretization methods can be found in [14] . The Tustin transform with prewarping will be used in this paper.
B. Current Measurement and Sampling
Current measurement and sampling is critical for the implementation of harmonic current controllers due to the relatively high frequency of the harmonics being compensated. The current feedback path in a digital current regulator consists of a sensor, an optional low-pass filter, shown in Fig. 2 , and a sampling and A/D conversion device that introduces a delay in the control [10] . The current sensors normally have bandwidths greater than tens of kilohertz and therefore have reduced impact. Different configurations for the LPF and sampling are discussed in the next section. Fig. 14) .
C. Analysis of Discretized Harmonic Current Regulators
This section analyzes the discrete harmonic regulators that result from the discretization of the continuous designs from Section III. The Tustin transform with prewarping was used in all the cases, with a sampling period of T = 0.1 ms (except when stated otherwise), which coincides with the switching period of the experimental setup. In the analysis presented in this section, only the gains K p and K ph are initially changed, with K p = K ph . The rest of the gains of the fundamental and harmonic current regulators are kept constant, with T i = L f /R f implemented for pole-zero cancellation, T ih = T i /5, and K ph /K p = 1 (8) . The effects of changes in these gains are studied by the end of this section. Fig. 13(a) shows the root locus of the resulting digital implementation of the controller presented in Section III-A, with the corresponding continuous root locus shown in Fig. 8 . The currents were sampled at the beginning of the switching period, resulting in a delay of one switching period T before the voltage command is updated. The pole-zero pairs lying on the imaginary axis in Fig. 8 are seen to lie on the unit circle in Fig. 13(a) . Fig. 14(a) shows a zoom of the branches in Fig. 13(a) corresponding to the harmonics h = 6 and h = 30, respectively.
Some facts can be observed from Figs. 13(a) and 14(a). A significant portion of the branch corresponding to h = 30 lies outside the unit circle, meaning that the system will be unstable for small values of K p . On the other hand, it can be observed from Fig. 13(a) that, for large values of K p , there are two branches that lie outside the unit circle. It can be concluded therefore that there is a limited range of gains K pmin < K p < K pmax for which the harmonic current regulator is stable. Fig. 15 ( ) shows the values of K pmin and K pmax that provide stable operation as a function of the number of harmonics being compensated. It can be observed from the figure that the range of gains for K p that provide stable operation reduces as the number of harmonics being compensated increases, with this reducing practically to zero, i.e., K pmin ≈ K pmax , for the case when five harmonics are included in the current regulator design. This limits the number of harmonics that can be compensated to four. Figs. 13(b) and 14(b) show the root locus when the sampling delay is reduced from T to T/2 by sampling the currents in the middle of the switching period. Although only slight differences are observed between the root locus in Fig. 13(a) and (b) , noticeable differences exist when the trajectory of the branch corresponding to h = 30 is zoomed in Fig. 14(b) , which shows a significantly increased range of values of K p that provide stable operation. The benefits of reducing the sampling delay can also be seen in Fig. 15 (•) through the increased range of K p values that allow stable operation, including compensation up to the 6th harmonic. Fig. 15 . Stability limits for gain Kp versus the number of harmonic pairs being decoupled (1 → h = ±6; 2 → h = ±6, ±12; . . . ; 2 → h = ±6 to ± 36; ) for different configurations of the harmonic current regulator: T stands for sampling period, which is equal to the switching period, SD stands for sampling delay (T/2 corresponds to synchronous sampling, and T stands for a complete sampling period delay), and LPF stands for the low-pass filter in the current measurement. In all the cases, the harmonic current regulators were discretized using Tustin transform with prewarping, and K ph = Kp.
In the two cases discussed so far, there was no low-pass filter in the current feedback. The effects of a low-pass filter can be observed from the root locus in Fig. 14(c) . The filter can be seen to have an effect similar to the delay analyzed in Fig. 14(a) , due to the filter's lag characteristic. Fig. 15 shows the range of gains that provide stable operation for the case of two different bandwidths for the low-pass filter, 2.5 kHz ( ) and 5 kHz ( ). It can be noticed from this figure that a low-pass filter with a bandwidth as high as 5 kHz (half of the switching frequency) has a visible impact on the stability limits of the harmonic current regulator. Fig. 14(d) shows the branches corresponding to the harmonics h = 6 and h = 30 for the case of the harmonic regulator with damping described in Section III-C. The effects of using damping are evident in the branch for the case of h = 30, which always lies within the unit circle, meaning that there is no risk of instability due to the gains being too small. The range of K p values that allow stable operation is shown in Fig. 15 ( ) .
Finally, the range of gains that allow stable operation and, consequently, the number of harmonics that can be compensated can be increased by decreasing the sampling period T. Fig. 15 ( ) shows an example of the improvement that is obtained when T is reduced from 1 to 0.08 ms (the switching frequency increases from 10 to 12.5 kHz). It should be noted, however, that increasing the switching frequency can have important implications on the inverter losses, as well as on the inductive filter design, that need to be carefully considered.
D. Delay Compensation
It has already been shown in the previous sections that the delay intrinsic to the digital implementation of the current controllers has an adverse impact on their performance. The importance of this effect becomes more relevant as the regulator harmonic order increases, and it also depends on the current regulator design [8] and discretization method [14] , which eventually depends on the placement of the zeros of the discrete current regulator.
Delay compensation has been widely analyzed in the literature and is not addressed in this paper. Proposed methods include advancing the angle of the current regulator output voltage [17] as well as modifications to the discrete current regulator design [14] , [16] , [18] . Selection of the exact delay amount to compensate is often made ad hoc, e.g., compensation of two sampling periods is recommended in [16] and [17] ; however, no clear criteria for this selection are given.
Compensation methods normally assume steady-state operation. Under this assumption, it is possible to tune each harmonic current regulator to have a narrow bandwidth, i.e., to be very selective, and to calculate and further compensate the phase shift that the delay will produce for that harmonic precisely. By doing this, it is concluded in [19] that it should be possible to compensate harmonics up to the Nyquist frequency, with the price to pay with this strategy being a slower dynamic response. On the other hand, increasing the harmonic current regulator bandwidth will improve the dynamic response but at the price of reducing the effectiveness of the compensation [19] . Similar conclusions were reported in [16] . Finally, sideband harmonics in the voltage due to the pulse width modulation (PWM) were also reported in [19] to introduce additional limits in the maximum frequency that can be compensated, with the analysis of these effects currently ongoing.
It is concluded that compensation of the delay is possible and provides benefits in terms of performance and stability limits but may require a tradeoff with other performance requirements.
E. Harmonic Current Regulator Gain Selection
In the previous analysis, the controller's gains T ih , T i , and K ph were either kept constant or had a fixed relationship to K p , which was varied for the controller tuning. The influence of changes in these parameters on the performance of the harmonic current regulators is discussed in this section.
The integral time constant of the fundamental current regulator T i is often selected to cancel the inductive filter dynamics (or near that value), with the proportional gain K p selected to obtain the desired closed-loop bandwidth. Using these criteria, the gains K ph and T ih of the harmonic current regulators still need to be selected. Given the high order of the resulting transfer functions involved, it is not possible to obtain metrics for the dynamic response (settling time, overshoot, etc.) from analytical solutions. Numerical evaluations were used instead. Two metrics were defined to evaluate the dynamic performance of the command tracking and disturbance rejection [see (15) and (16)]. In these equations, it was assumed that the system was excited at t = 0, with Δt being a time large enough so that the line current has reached steady state in all the cases.
The metric ε track integrates over a time Δt the difference between the response to changes in the fundamental current of the harmonic current regulator (11) minus the ideal response (3), i.e., the line current for the case that no harmonic current regulator is present. This metric measures the impact that the harmonic current regulator has on the command tracking prop- erties of the APF. The metric ε dist integrates the line current over a time Δt, after the load starts creating harmonics at t = 0 Fig. 16 shows ε track and ε dist as a function of gains K ph and T ih . Both metrics were normalized by dividing by the largest value. The following conclusions can be reached from the figure.
1) The gain T ih has a small impact on the command tracking error (see Figs. 16 as higher harmonics require higher gains to get into the stable region of the z plane. However, from the analysis carried out, no relevant differences were observed using different K ph and T ih gains with respect to the case using the same gains for all controllers.
V. EXPERIMENTAL RESULTS
This section presents experimental results for the analysis from this paper. The test bench uses 75-A isolated gate bipolar transistors (IGBTs) with a switching frequency of 10 kHz (T = 0.1 ms) and a dc bus voltage of V dc = 700 V. An RL inductive filter was used, with L f = 2.5 mH, R f = 100 mΩ, and a maximum current of 30 A (rms). The APF is connected to a line voltage of 50 Hz and 400 V (rms line-line). The APF control was implemented on a TMS320F28335 DSP. Synchronous sampling was used, with a sampling delay of T/2. Due to noise problems, a first-order low-pass filter, with a cutoff frequency of 2.5 kHz, was used. According to the analysis presented in this paper, harmonics h = ±6, ±12, ±18, and ± 24 could be compensated, as shown in Fig. 15 .
The fundamental current was tuned for a 400-Hz bandwidth. The gains used for the harmonic current regulator were K ph = 0.7K p and T ih = T i /5 (see Fig. 16 ). Fig. 16 shows the command tracking response to a step of 5 A in the q-axis (reactive current) line-current command, with the harmonic current regulator consisting of four harmonic controllers at h = ±6, ±12, ±18, and ± 24. It can be observed from the figure that the APF shows fast response with the system being perfectly stable. Fig. 18 shows the disturbance rejection capability of the HCR when the load is an uncontrolled rectifier and the APF is connected. Stable operation and good dynamic behavior are observed, confirming the correctness of the gain tuning.
Finally, Fig. 19 shows the disturbance rejection capability of the HCR when it is active and an uncontrolled rectifier is connected to the line; the APF is seen to react to the distortion restoring nearly sinusoidal line currents.
VI. CONCLUSION
The design and tuning of harmonic current regulators for APF has been discussed in this paper. Harmonic current regula- tors are a good solution to perfectly cancel selected harmonics injected by nonlinear loads. However, the selection of the gains for the controllers, to guarantee stable operation and adequate dynamic performance, is a challenge, being often made ad hoc. Furthermore, it can strongly depend on circuit configuration options.
The stability analysis of harmonic current regulators has been presented in this paper. From this analysis, the impact that different implementation issues like the sampling strategy, switching period, and use of filters have on the maximum number of harmonics that can be cancelled by the harmonic current regulator, as well as the range of gains that can be used to guarantee the stability of the system, has been established. Experimental results have been provided to support the analysis.
